

What is claimed is:

Claims

- 5 1. An apparatus comprising:

a programmable logic device, arranged and constructed to receive a program that programs at least one processor operation and a variable clock speed into the programmable logic device;

10

at least one interface device through which the program and the variable clock speed are programmed into the programmable logic device.

- 15 2. The apparatus of claim 1, wherein the programmable logic device has as many pins as a processor for which the at least one processor operation is emulated.

- 20 3. The apparatus of claim 1, wherein the programmable logic device is further arranged and constructed to emulate the at least one processor operation repeatedly without interruption.

0054848-00001
T06030-8181500

4. A method comprising the steps of:

selecting an operation that emulates at least one operation of a processor;

5 downloading the operation into a programmable logic device;

selecting a clock speed at which to operate the programmable logic device;

programming the programmable logic device to operate at the clock speed;

10

repeatedly testing the operation in combination with a circuit.

2025-12-05 15:50:50

5. The method of claim 4, wherein the step of testing is performed in isolation of operations other than the at least one operation of a processor.

5 6. The method of claim 4, wherein the operation is one of read/write byte, read/write word, read/write double word, read/write quad word, burst read, burst write, dynamic memory access, protocol stack, interrupt process, and protected mode.

10

7. The method of claim 4, further comprising the steps of adjusting the clock speed and repeatedly testing the operation in combination with the circuit.

15 8. The method of claim 4, further comprising the step of pre-loading at least one operation into the programmable logic device.

9. The method of claim 4, further comprising the steps of determining
20 whether the operation is loaded into the programmable logic device and when the operation is loaded into the programmable logic device, omitting the downloading step.

25 10. The method of claim 4, further the step of forwarding test data to the programmable logic device.

11. The method of claim 4, further the step of returning test results to a user.

30

12. The method of claim 4, wherein the method steps are implemented as computer readable program code within a computer-readable signal-bearing medium.

098E1898-080901

15. The computer-readable signal-bearing medium of claim 13, wherein the computer readable program code for repeatedly executing the selected one of the one or more processor operations executes in isolation of operations other than the selected one of the one or more processor operations.

5

16. The computer-readable signal-bearing medium of claim 13, wherein the selected one of the one or more processor operations is one of read/write byte, read/write word, read/write double word, read/write quad word, burst read, burst write, dynamic memory access, protocol stack, interrupt process, and protected mode.

10

17. The computer-readable signal-bearing medium of claim 13, further comprising computer readable program code for adjusting the clock speed and repeatedly testing the operation in combination with the circuit.

15

18. The computer-readable signal-bearing medium of claim 13, further comprising computer readable program code for pre-loading at least one operation into the programmable logic device.

20

19. The computer-readable signal-bearing medium of claim 13, further comprising computer readable program code for forwarding test data to the programmable logic device.

25

20. The computer-readable signal-bearing medium of claim 13, further comprising computer readable program code for returning test results to a user.

30